
IDT
Eighteen Output Differential Buffer w/2 input mux for PCIe Gen1/2/3
1678D—03/23/12
9EX21831
Eighteen Output Differential Buffer w/2 input mux for PCIe Gen1/2/3
13
SMBusTable: Output, and PLL BW Control Register
Pin #
Name
Control Function
Type0
1
Default
Bit 7
RW
Latch
Bit 6
RW
Latch
Bit 5
DIF_17
Output Control
RW
Hi-Z
Enable
1
Bit 4
DIF_16
Output Control
RW
Hi-Z
Enable
1
Bit 3
0
Bit 2
1
Bit 1
0
Bit 0
1
SMBusTable: Output Control Register
Pin #
Name
Control Function
Type0
1
Default
Bit 7
DIF_7
Output Control
RW
Hi-Z
Enable
1
Bit 6
DIF_6
Output Control
RW
Hi-Z
Enable
1
Bit 5
DIF_5
Output Control
RW
Hi-Z
Enable
1
Bit 4
DIF_4
Output Control
RW
Hi-Z
Enable
1
Bit 3
DIF_3
Output Control
RW
Hi-Z
Enable
1
Bit 2
DIF_2
Output Control
RW
Hi-Z
Enable
1
Bit 1
DIF_1
Output Control
RW
Hi-Z
Enable
1
Bit 0
DIF_0
Output Control
RW
Hi-Z
Enable
1
SMBusTable: Output Control Register
Pin #
Name
Control Function
Type0
1
Default
Bit 7
DIF_15
Output Control
RW
Hi-Z
Enable
1
Bit 6
DIF_14
Output Control
RW
Hi-Z
Enable
1
Bit 5
DIF_13
Output Control
RW
Hi-Z
Enable
1
Bit 4
DIF_12
Output Control
RW
Hi-Z
Enable
1
Bit 3
DIF_11
Output Control
RW
Hi-Z
Enable
1
Bit 2
DIF_10
Output Control
RW
Hi-Z
Enable
1
Bit 1
DIF_9
Output Control
RW
Hi-Z
Enable
1
Bit 0
DIF_8
Output Control
RW
Hi-Z
Enable
1
SMBusTable: Output Enable Readback Register
Pin #
Name
Control Function
Type0
1
Default
Bit 7
OE11# Input
Pin Readback
R
Pin Low
Pin Hi
X
Bit 6
OE10# Input
Pin Readback
R
Pin Low
Pin Hi
X
Bit 5
OE9# Input
Pin Readback
R
Pin Low
Pin Hi
X
Bit 4
OE8# Input
Pin Readback
R
Pin Low
Pin Hi
X
Bit 3
OE7# Input
Pin Readback
R
Pin Low
Pin Hi
X
Bit 2
OE6# Input
Pin Readback
R
Pin Low
Pin Hi
X
Bit 1
OE5# Input
Pin Readback
R
Pin Low
Pin Hi
X
Bit 0
OE_01234# Input
Pin Readback
R
Pin Low
Pin Hi
X
RESERVED
00 = Low BW (1MHz)
10 = Bypass
11 = High BW (3MHz)
RESERVED
Byte 3
72
36
52
49
59
56
2
5
PLL_BW# adjust
BYPASS# test mode / PLL
4
Byte 1
Byte 2
Byte 0